Abstract -Polycrystalline silicon thin-film solar cells on glass obtained by solid phase crystallisation (SPC) of PECVDdeposited a-Si have good photovoltaic efficiency. In this paper we present a functioning device fabrication scheme for equivalent solar cells made from evaporated SPC poly-Si films (EVA). Respectable efficiencies of above 4% are achieved for both p-type and n-type EVA solar cells on planar glass superstrates. The various hurdles that had to be passed to achieve these results are described.
INTRODUCTION
Thin-film silicon photovoltaics has seen increasing interest in its development for the solar cell market over the last decade based on its immense potential to produce electricity at significantly lower cost per watt compared to bulk Si technologies. This is the case since the combination of largearea deposition onto foreign substrates, more streamlined processing, and monolithic cell interconnection can lead to substantially lower fabrication cost, while at the same time only a fraction of the expensive raw material is needed [1] . Recently, poly-Si solar cells prepared by solid-phase crystallization (SPC) of PECVD a-Si:H on borosilicate glass have surpassed the 10% efficiency mark [2] . In order to reduce the manufacturing cost there is significant drive to deposit the a-Si:H precursor diodes using e-beam evaporation since it is a much faster and potentially cheaper process as compared to PECVD [3] , which is currently used due to its proven performance in the AM-LCD displays industry. However, it has yet to be demonstrated that evaporated SPC poly-Si can lead to comparable solar cell efficiencies. We have already shown that evaporated SPC poly-Si on glass solar cells (EVA) have promising diode properties as confirmed by Suns-V oc measurements but we have not been able to metallise this type of solar cell due to severe shunting problems when either the emitter or the BSF electrode is deposited. In this paper we present an approach that enables the successful metallisation of EVA solar cells demonstrating that these devices are promising candidates for the cost-effective production of PV electricity.
II. BACKGROUND -EVA DEVICE STRUCTURE
The devices investigated in this work are thin-film solar cells obtained from solid phase crystallization of evaporated aSi precursor diodes. The a-Si diodes are deposited via e-beam evaporation under non-ultrahigh vacuum conditions (base pressure ~2×10 -8 Torr; deposition pressure ~1-2×10 -7 Torr) onto 5×5 cm 2 SiN-coated borosilicate glass superstrates from Schott AG (Borofloat33, 3.3 mm thick). The SiN layers serve as both antireflection coating and barrier layer for contaminants from the glass and can be deposited by PECVD or sputtering. The dopants (boron and phosphorus) are added in-situ during the a-Si deposition process, using high-temperature effusion cells from MBE Komponenten, Germany. The total deposition time of the a-Si precursor diode is about 10 min. Usually the cell structure is intended for superstrate configuration, i.e. the sunlight enters the solar cells through the glass. In this case the emitter is located next to the SiN layer. For reasons of clarity we will restrict ourselves in this work to the superstrate configuration and will term the highly doped air-side layer the back surface field (BSF) and the highly doped glass-side layer the emitter, respectively. The total thickness of the poly-Si films is in the order of 2 μm. The structure of the poly-Si diodes is schematically displayed in Fig. 1 and typical design parameters are summarized in Table I . After solid phase crystallization the poly-Si diodes receive a rapid thermal anneal (RTA) at a temperature of ~900°C for ~4 min. This hightemperature treatment activates dopants and anneals point defects in the poly-Si films. The diode fabrication process is terminated with a hydrogen plasma treatment at plateau temperatures in the range 600-650°C for 15-20 min, using a remote-plasma tool. Both post-deposition treatments (RTA and hydrogenation) are essential for achieving appreciable performance of EVA solar cells [4] independent of the a-Si deposition method (PECVD or e-beam evaporation). Table II presents the device performance of state-of-the-art EVA solar cells from the past year since when we started to have significant success in the metallisation of these diodes. The corresponding J-V curves are displayed in Fig. 2 . The incremental improvements that are seen can mainly be attributed to improvements in the metallisation process over this time period since no major changes to the diode structure or fabrication sequence have been implemented in this time frame. Table II ). Since no metallisation scheme existed the samples had to be processed into small area (<< 1 cm 2 ) mesa-type devices. A transparent conductive oxide (TCO) was used to contact the air-side emitter and an Al back surface reflector (BSR) was used to improve light trapping [5] . In contrast to this, all EVA cells in this work were deposited in superstrate configuration, with the deposition conditions and post-deposition treatments optimised to yield higher voltages and quantum efficiencies. We implemented a number of cell design features towards this goal, namely: (i) Replacing the TCO layer with Al fingers on the BSF (cell A); (ii) Etching evenly spaced grooves to expose the emitter layer for contacting with Al fingers (termed the aligned bifacial method, cells B1 and B2); and (iii) The addition of a diffuse back surface reflector (cells C and D). It needs to be mentioned that cells B1 and B2 in Fig. 2 are actually the same cell, whereby B2 represents the performance after a contact anneal. With the implementation of all these features and improvements in the geometry of the devices we have produced cell D which is the best cell so far featuring an efficiency of 4.25%, V oc of 436 mV, J sc of 15.6 mA/cm 2 , and a fill factor FF of 62.5%.
III. RESULTS

A. Illuminated J-V results
During our development of a metallisation scheme for this solar cell type we encountered severe problems which do not exist for equivalent devices deposited via PECVD. They are (i) shunting through sub-micron sized pinholes when a layer of Al is deposited onto the BSF, and (ii) current leakage via Schottky contacts where the emitter Al fingers touch the base material exposed at the groove sidewalls. In the following sections we will discuss the methods that were employed to circumvent these problems, as well as other measures taken to boost the performance of metallised EVA cells in more detail.
B. Aligned Bifacial Metallisation Scheme
The main obstacle in developing a suitable metallisation scheme for EVA solar cells is the fact that a blanket deposition of Al onto the BSF of EVA solar cells consistently leads to unacceptable shunting of these devices, as reported elsewhere [6] . This seems to be a problem intrinsically related to evaporated SPC poly-Si thin-film diodes since it does not occur for the equivalent counterparts deposited by PECVD [7] . We discovered, however, that both deposition of point contacts or line contacts onto the BSF of our cells allows metallising the BSF provided the metal layer is thin enough (< 1 μm) and the fractional coverage of the contacts below ~5%. This finding allowed us to fabricate cell A, a bifacial mesa-type cell of ~1 cm 2 area with line contacts on the BSF. As expected for such a structure, the series resistance R s was rather high resulting in a FF below 50%. Therefore in a next step a suitable way of contacting the buried emitter layer had to be found. We experimented with two self-aligned metallisation schemes but discovered that the resulting devices featured either unacceptably high R s values or strong Schottky-type shunting between the emitter and the base layer after deposition of the emitter line contacts. Finally we succeeded with a process that utilises plasma etched emitter grooves and a second photolithography step that aligns the emitter and BSF metal contacts to the pre-defined emitter grooves. We refer to this process as the aligned bifacial metallisation scheme. An optical microscopic image (reflection mode) of the section highlighted in Fig. 4 is displayed in Fig. 3 . Both emitter and BSF electrodes are visible as well as the rough poly-Si surface of the plasma etched emitter groove. More details on the aligned bifacial scheme can be found in [8] . 
C. Investigation of series resistance effects
Our first successful results with the aligned bifacial metallisation scheme was cell B1 having an efficiency slightly above 2%. Surprisingly the series resistance of cell B1 was even higher than that of the mesa-type cell A. A subsequent anneal at 250°C for 30 min decreased the series resistance substantially to about half of the initial value, indicating that the contact resistance of one or both of the highly doped layers to the Al line contacts is of poor quality prior to the anneal. Contact resistance measurements that were performed in our group on evaporated poly-Si/Al interfaces revealed that the specific contact resistance significantly decreases in the case of p-type Si when a low temperature anneal (T~250°C for 30 min) is performed. The opposite, however, is the case for n-type poly-Si/Al contacts [9] . This indicates that for our EVA cells the contact to the BSF rather than that to the emitter causes the high series resistance of cell B prior to annealing.
Looking at Table II it becomes apparent that the series resistance of cell B even after annealing is still clearly too high for efficient power generation. We therefore investigated the surface potentials present on this cell when the emitter and BSF line contacts are short-circuited and the cell is illuminated at 1 sun light intensity. Such measurements can conveniently be done using a Suns-V oc [10] flash tester. The measured voltages (in mV) are indicated in Fig. 4 . For a good metallisation scheme one would expect surface voltages below 10 mV for such light-induced current levels (~10 mA/cm 2 ). In the present case, however, the measured voltages reach up to ~40 mV at the end of the contact fingers and even higher values (50-60 mV) on the exposed poly-Si of the BSF layer. We thus concluded that the resistance in our contact fingers is far too high and that a thicker Al film has to be deposited. It can also be noted from the voltage measurements on the BSF in between the metal lines that narrower finger spacing is desirable in order to reduce the lateral resistance related to the BSF sheet resistance.
D. Introduction of a surface etching step
The results from the previous section motivated us to deposit Al contacts with increased thicknesses (up to about 2 ȝm) but rather than a decrease in R s we experienced severe shunting caused by the Al line contacts. Studying this effect using optical and focused ion beam microscopy as well as lockin thermography in the dark (DLIT) [11] , we found that this shunting is caused by a thin Al layer that covers the steep sidewalls of submicron sized pinholes and that is formed during the Al evaporation. We developed an etching procedure that allows complete elimination of this detrimental effect by removal of the corresponding shunting path [12] . In Table III we list Suns-V oc parameters that were measured on a bifacially metallised EVA cell prior to metallisation ("Before Al") as compared to those after metallisation whereby the cell underwent etching treatments in an Al etching solution for the indicated accumulated times. Right after completion of the metal fingers ("0 s") the voltage dropped by more than 140 mV and the pseudo fill factor pFF and the effective ideality factor n eff [8] worsened dramatically. The subsequent etching procedure completely eliminated this effect and after an accumulated etching for 150 s the sample's original performance is essentially restored. Cell C illustrates the effect of this etching procedure by a shunt resistance of about 7000 :cm 2 which can be considered negligible to the cell performance. When compared to cell B2 it can be noted that R s has dropped by another factor of ~2 as a result of the significantly thicker Al layer (~1.6 ȝm).
E. Further improvements
Since we were now able to metallise EVA cells with acceptable series resistance, we started to apply commercially available white paint to the rear of our solar cells as a BSR layer. This led to increases in the measured J sc values in the range 25-35%, in good agreement with [13] , and produced the first EVA cell with an efficiency of 4% (cell C in Table II , ntype base). Improvements in the cell design, namely (i) larger cell area of 2 cm 2 (leading to less light loss during apertured measurements) and (ii) decreased finger spacing, led to the best EVA cell efficiency of 4.25% realised so far (cell D, p-type base, R s < 4 :cm 2 ).
We believe that further improvements of this metallisation scheme will lead to significantly lower R s values and higher FF in the near future. However, our immediate focus is to use the existing metallisation scheme for optimsing the most important diode parameters (layer thicknesses; doping levels; contamination levels) and the light trapping (improved BSR; textured glass superstrates). We are confident that these optimisations will significantly boost the efficiency of EVA solar cells.
IV. CONCLUSION
A functioning device fabrication scheme for evaporated SPC poly-Si thin-film solar cells on glass has been developed. The different stages of this development are outlined and J-V results of cells corresponding to each stage are presented. It is demonstrated that the present device fabrication scheme overcomes significant shunting problems that are inherently related to this kind of solar cell. Efficiencies of above 4% have been achieved for both n-type and p-type EVA cells on planar glass superstrates, demonstrating (i) that the current device fabrication scheme is well suited for the efficient metallisation of EVA cells and (ii) that evaporated SPC crystallised poly-Si on glass is a promising candidate for the cost effective production of PV electricity. Series resistance losses are still excessive, indicating the necessity for further optimisation of this metallisation scheme. However, our immediate focus is on using the existing metallisation scheme for the optimisation of the most important diode parameters, such as the thicknesses of the heavily doped layers. Further significant improvements are expected from the incorporation of an effective light trapping scheme e.g. through deposition on textured glass superstrates.
